

PATENT



Express Mail No. EL474170626USS

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

INVENTOR:

Scott W. McLellan

APPLICATION NO.

Not Yet Assigned

FILED:

Herewith

DOCKET:

McLellan 13

TITLE:

TRANSMIT AND RECEIVE PROTECTION CIRCUIT

CERTIFICATE OF EXPRESS MAILING

I hereby certify that this correspondence, along with any papers indicated as being enclosed, is being deposited as Express Mail (Label No. <u>EL474170626US</u>) in an envelope addressed to: Box Patent Application, The Assistant Commissioner for Patents, Washington, D.C. 20231, on <u>March 1, 2000</u>.

11arch 1, 2000

Date

Rita C. Forker

BOX PATENT APPLICATION Assistant Commissioner for Patents Washington, DC 20231

NEW APPLICATION TRANSMITTAL LETTER

Sir:

Enclosed are the following papers relating to the above-named new application for patent:

- 1. Specification (15 pgs., including claims and abstract);
- 2. Informal Drawings (3 sheets);
- 3. Declaration and Power of Attorney (4 pgs.);
- 4. Assignment (2 pgs.);
- 5. Assignment Cover Sheet (1 pg.); and

CLAIMS AS FILED					
	No. Filed	No. Extra	Rate	Calculations	
Total Claims	17 - 20 =	0	\$18	\$ 0.00	
Independent Claims	4 - 3 =	1	\$78	\$ 78.00	
Multiple Dependent Claim(s), if applicable			\$260 =	\$ 0.00	
Basic Filing Fee				\$ 690.00	
			Total Fee:	\$ 768.00	

Please file the application and charge Lucent Technologies' Deposit Account No. 12-2325 the amount of \$768.00 to cover the filing fee. Two copies of this letter are enclosed. In the event of non-payment or improper payment of a required fee, the Commissioner is authorized to charge or to credit Deposit Account No. 12-2325 as required to correct the error.

Please address all correspondence to:

Stephen J. Weed Synnestvedt & Lechner LLP 2600 Aramark Tower 1101 Market Street Philadelphia, PA 19107-2950

Telephone calls should be directed to the undersigned at (215) 923-4466.

Respectfully submitted,

3/1/00

Stephen J. Weed

Registration No. 45,202

Attorney for Applicants Lucent Technologies Inc. 600 Mountain Avenue

P.O. Box 636

Murray Hill, New Jersey 07974-0636

20

5

PATENT MCLELLAN 13

TITLE: TRANSMIT AND RECEIVE PROTECTION CIRCUIT

FIELD OF THE INVENTION

The present invention relates to electronic protection circuits. More particularly, the present invention relates to electronic protection circuits for use in a transceiver between the transmitter and receiver.

BACKGROUND OF THE INVENTION

Conventional transmit and receive circuits, such as those found in radio transceivers, contain a protection circuit for isolating a receiver from a transmitter while allowing the receiver to receive signals from an antenna. The protection circuit allows low power AC input signals received at the antenna to pass from the antenna to the receiver, while protecting the receiver from potentially damaging high power AC currents within the transceiver. The high power AC currents may be generated by the transmitter or other components located within the transceiver. The protection circuit is typically coupled between the receiver side and the antenna/transmitter side through AC coupling capacitors to prevent DC currents from flowing between the protection circuit and other transceiver components while allowing AC signals to pass.

FIG. 1A depicts a prior art transmit and receive protection circuit 10 used in a transceiver. The protection circuit 10 allows low power AC input signals to pass from an antenna 11 over an input line 22 to a receiver 13 over an output line 24 while isolating the receiver 13 from potentially damaging high power AC signals generated by a transmitter 15

5

PATENT MCLELLAN 13

typically located within the transceiver. The circuit in FIG. 1 contains a four-diode gate 12, AC coupling capacitors C1 and C2, and resistors R1 and R2.

In protection circuit 10, the input line 22 from an antenna 11 and transmitter 15 is coupled to an input side 26 of the four-diode gate 12 through the AC coupling capacitor C1, and the receiver output line 24 is coupled to an output side 28 of the four-diode gate 12 through the AC coupling capacitor C2. The AC coupling capacitors C1 and C2 prevent DC current from flowing between the protection circuit 10 and other transceiver components over the input line 22 and the output line 24, while allowing AC signals to pass from the input line 22 to the four-diode gate 12 and from the four-diode gate 12 to the output line 24.

The four-diode gate 12, comprising diodes 14, 16, 18, and 20, operates to allow small AC signals to pass from node v_A to node v_B while clipping large AC signals in order to protect the receiver 13. For descriptive purposes it will be assumed the diodes 14, 16, 18, and 20 are identical diodes. When sufficient current flows through resistors R_1 and R_2 , all diodes 14, 16, 18, and 20 are on and a small AC signal present at node v_{IN} is passed to node v_{OUT} because the voltage level at node v_B will substantially follow the voltage level at node v_A . When the current flowing through resistors v_{IN} and v_{IN} is substantially zero, all diodes are off and there is little coupling between node v_{IN} and node v_{OUT} .

The four-diode gate 12 clips large AC signals by switching diodes 14, 16, 18, and 20 depending on the AC voltage level at node $v_{\rm IN}$ and the current flowing in the respective diodes. When the AC voltage at node $v_{\rm IN}$ exceeds a threshold voltage which is approximately 0.6V (the voltage potential required for diode 14 to be forward biased) less than the voltage on node 30, which is the voltage level V+ minus the voltage drop across resistor R_1 , diode 14 will be reversed biased, i.e., turned off. Similarly, when diode 14 turns off, diode 20 will also turn

5

PATENT MCLELLAN 13

off. Alternatively, when the AC voltage level at node v_{IN} drops below a threshold voltage which is within approximately 0.6V (the voltage potential required for diode 16 to be forward biased) of the voltage on node 31, which is the voltage level V- plus the voltage drop across resistor R_2 , diode 16 will be reverse biased, i.e. turned off. Similarly, when diode 16 is off, diode 18 will also turn off. The diodes will turn off and on as the AC voltage at node v_{IN} crosses the threshold voltages, with diodes 14 and 20 turning off for high positive voltages and diodes 16 and 18 turning off for high negative voltage causing the voltage level passed from node v_{IN} to node v_{IN} to be clipped, thus preventing potentially damaging AC voltages from reaching the receiver 13.

The DC current through the diodes 14, 16, 18, and 20 are regulated by the values chosen for the circuit supply voltages V+ and V- and the resistor values chosen for R₁ and R₂. As the DC current through the diodes goes up, the AC resistance of the diodes goes down. Therefore, the higher the DC current through all of the diodes the lower the loss of a signal passing from input line 22 to output line 24.

FIG. 1B illustrates a restriction imposed on protection circuit 10 of FIG. 1A. Currents i_{C1} and i_{C2} are DC control currents and currents i_{S1} and i_{S2} are AC signal currents. If all the diodes are identical, the DC control current i_C is determined by dividing the potential difference between V+ and V-, less the forward bias voltage drop of diodes D_1 and D_2 in parallel with diodes D_3 and D_4 , by the resistance of resistors R_1 and R_2 . For purposes here, the AC resistance of the diodes are non-linear and approximately inversely proportional to the DC current therein. Up to this point, it was assumed that the DC control currents i_{C1} and i_{C2} were each one-half of DC control current i_C and the AC signal currents i_{S1} and i_{S2} were each one-half of the total signal current i_S because it was assumed that all of the diodes were identical.

20

5

PATENT MCLELLAN 13

However, discrete diodes are notoriously poorly matched, and diodes formed in a common substrate may not be well matched either. Individual diodes in parallel arrangements can conduct widely disparate amounts of current and their effective AC resistance are very sensitive to DC current flow and, therefore, the AC resistance of the individual diodes can vary greatly. This results in control currents which are unpredictable and vary on the input side 26 and the output side 28, leading to losses in the protection circuit 10. Unless rigorous matching techniques are applied, the protective circuit may have unacceptable loss. The matching techniques may be expensive and time consuming, leading to high costs.

SUMMARY OF THE INVENTION

The present invention discloses a superior transmit and receive protection circuit for use in a communication system. In the superior transmit and receive protection circuit, the DC currents through an input side and an output side of a four-diode gate are controlled independently. By independently controlling the DC currents through each side of the four-diode gate, more control over the DC currents through the individual diodes of a four-diode gate is achieved. This allows a four-diode gate having low AC resistance to be created in which low power AC signals on an input side of the four-diode gate are accurately reproduced on an output side of the four-diode gate. The invention can be implemented with common resistors, diodes, and capacitors. This arrangement results in an inexpensive, predictable, low loss transmit and receive protection circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1A is a circuit diagram of a prior art transmit and receive protection circuit;

20

5

PATENT MCLELLAN 13

Figure 1B is a circuit diagram depicting the four-diode gate of FIG. 1A;

Figure 2A is a circuit diagram of a preferred embodiment of a transmit and receive protection circuit in a communication system in accordance with the present invention;

Figure 2B is a circuit diagram of an alternative embodiment of a transmit and receive protection circuit in a communication system in accordance with the present invention which exhibits reduced current requirement;

Figure 2C is a circuit diagram of an alternative embodiment of a transmit and receive protection circuit in a communication system in accordance with the present invention which utilizes a current reuse scheme; and

Figure 2D is a circuit diagram of an alternative embodiment of a transmit and receive protection circuit in a communication system in accordance with the present invention which utilizes current sources.

DETAILED DESCRIPTION OF THE INVENTION

The present invention discloses a superior transmit and receive protection circuit for use in a communication system. The invention allows the DC current through individual diodes of a four-diode gate to be selectively controlled. By controlling the currents through the individual diodes, the protection circuit can offer improved predictability and loss characteristics without the need for elaborate diode matching. The present invention can be implemented with minimal cost using readily available components.

FIG. 2A depicts a preferred embodiment of the present invention in an exemplary communication system 100. In the preferred embodiment of the present invention, the protection circuit 101 comprises an input side 150 comprising resistor 122, diode 102, diode

5

PATENT MCLELLAN 13

104, and resistor 124 connected in series between a first potential 130 and a second potential 132; and an output side 152 comprising resistor 126, diode 106, diode 108, and resistor 128 connected in series between the first potential 130 and the second potential 132. Diode 102 and diode 104 form an input terminal 103 at their connection; and diode 106 and diode 108 form an output terminal 107 at their connection. Protection circuit 101 may also comprise AC coupling capacitors 110, 112, 118, and 120. In the preferred embodiment first potential 130 is a positive voltage and second potential 132 is a negative voltage, however, other voltage combinations could be used as long as the first potential 130 is more positive than the second potential 132. Diodes 102, 104, 106, and 108 are preferably conventional PN junction diodes due to the low cost of such diodes but other kinds of diodes, such as PIN or Schottky diodes, may be used.

The DC control current through the input side 150 is determined primarily by the values chosen for resistors 122 and 124, voltages V+ and V-, and secondarily by the characteristics of diodes 102 and 104. Likewise, the current through the output side 152 is determined primarily by the values chosen for resistors 126 and 128, voltages V+ and V-, and secondarily by the characteristics of diodes 106 and 108. Since the currents are primarily determined by the resistance of the resistors, which exhibit more accurate and stable resistance characteristics than diodes, the DC control currents through the four-diode gate can be well controlled. By individually regulating the DC control currents through each side 150 and 152, different DC control currents in each side can be avoided, thus the losses to an AC signal passing through the diodes due to high effective AC resistance of the lower current carrying diodes can be reduced. A further advantage is that since the DC control current is well

5

PATENT MCLELLAN 13

controlled, the allowable signal current i_s becomes predictable. Preferably, the DC control current through each side 150 and 152 are substantially equal.

Capacitors 110 and 112 are AC coupling capacitors for coupling the AC components on the input side 150 to the output side 152. Capacitors 118 and 120 are AC coupling capacitors used to couple an input signal on input line 114 to the input side 150 of protective circuit 101 and to couple the output side 152 of protective circuit 101 to an output line 116, respectively. Although used in the preferred embodiment, AC coupling capacitors 118 and 120 are not required in the present invention to achieve improvements over the prior art if no significant DC current would flow through input line 114 or output line 116.

FIG. 2B depicts an alternative embodiment of the present invention in an exemplary communication system 200. In the alternative embodiment of the present invention, protection circuit 201 is similar to the configuration used in the preferred embodiment protection circuit 101 with the exception that resistor 124 and 128 in FIG. 2A are combined into a single resistor 134 in protection circuit 201, and capacitor 112 in FIG. 2A is eliminated. This arrangement combines the currents through the protection circuit 201 into a single resistor path into second potential 132. By combining the currents into a single resistive path, current and component savings can be realized in the protection circuit 201 at the expense of some loss in independent control over the currents flowing through paths 151 and 153. This embodiment exhibits similar improvements in losses and predictability over the prior art as the preferred embodiment.

FIG. 2C depicts another alternative embodiment of the present invention in an exemplary communication system 300. In the alternative embodiment of the present invention, protection circuit 301 uses a single current path for the input portion 170 and the

5

PATENT MCLELLAN 13

output potion 172 of the protection circuit 301. Input portion 170 is equivalent to input side 150 and output portion 172 is equivalent to input side 152, of the preferred embodiment in FIG. 2A. The protection circuit 301 comprises identical components as the protection circuit 101 with the addition of a bypass capacitor 160 positioned between the input portion 170 and the output portion 172 of the protection circuit 301. This arrangement allows the current used to forward bias the diodes to be used by both the input portion 170 and the output portion 172 of the protection circuit 301, thereby reusing the DC control current to achieve a more efficient protection circuit 301 in terms of current requirements. The arrangement results in the same amount of DC control current flowing through each diode. In addition to current savings, this embodiment also exhibits similar improvements in losses and predictability over the prior art as the preferred embodiment.

FIG. 2D depicts another alternative embodiment of the present invention in an exemplary communication system 400. In this alternative embodiment of the present invention, protection circuit 401 is similar to the configuration used in the preferred embodiment protection circuit 101 with the exception that resistors 122, 124, 126, and 128 are replaced with current sources 122A, 124A, 126A, and 128A, respectively. This arrangement allows the currents through the individual diodes to be selectively controlled by adjusting the individual current sources 122A, 124A, 126A, and 128A. This embodiment of the present invention may be implemented by replacing one or more of the resistors in the embodiments depicted in FIGs. 2A-C with one or more corresponding current sources. For example, resistor 122 in FIGs. 2A-C could be replaced with a current source while the other resistors in FIGs. 2A-C could remain. The currents from the current sources are preferably

PATENT MCLELLAN 13

substantially equal and substantially constant. Other variations will be readily apparent to one skilled in the art.

Having thus described a few particular embodiments of the invention, various alterations, modifications, and improvements will readily occur to those skilled in the art. For example, current sources may replace some or all of the resistors as appropriate. In addition, the invention can be implemented using discrete components or integrated circuit technology. Other kinds of diodes may be used, including diode-connected bipolar and field effect transistors. Such alterations, modifications and improvements as are made obvious by this disclosure are intended to be part of this description though not expressly stated herein, and are intended to be within the spirit and scope of the invention. Accordingly, the foregoing description is by way of example only, and not limiting. The invention is limited only as defined in the following claims and equivalents thereto.

20

5

What is claimed is:

1. In a communication system, a circuit comprising:

first and second diodes and first and second resistors connected in series

between first and second power supply terminals; and

third and fourth diodes and third and fourth resistors connected in series between the first and second power supply terminals;

wherein the first and second diodes are connected together forming an input terminal and the third and fourth diodes are connected together forming an output terminal.

2. The circuit of claim 1, further comprising:

a first capacitor having an input coupled between said first resistor and said first diode, and an output coupled between said third resistor and said third diode; and

a second capacitor having an input coupled between said second diode and said second resistor, and an output coupled between said fourth diode and said fourth resistor.

3. The circuit of claim 2, further comprising:

a third capacitor having an input for coupling to an antenna/transmitter, and an output coupled to said input terminal; and

a fourth capacitor having an output for coupling to a receiver, and an input coupled to said output terminal.

5

PATENT MCLELLAN 13

4. The circuit of claim 1, wherein the first and third resistors connect to the first power supply terminal, and the second and fourth resistors connect to the second power supply terminal.

- 5. The circuit of claim 1, wherein the first and third resistors have substantially the same value, and the second and fourth resistors have substantially the same value.
 - 6. The circuit of claim 1, wherein the second and fourth resistors are the same resistor.
 - 7. The circuit of claim 1, wherein at least one of the resistors is a current source.
- 8. A communication system having a protection circuit with first and second strings of series connected diodes; wherein the strings are adapted to carry substantially independent DC currents.
- 9. The circuit according to claim 8, wherein the diodes in the first string connect together at an input node and the diodes in the second string connect together at an output node, and the first and second strings independently couple to first and second power supply terminals.
- 10. The circuit according to claim 8, wherein the first and second strings are coupled in series to carry substantially the same DC current therein.

11. The circuit according to claim 8, wherein the first and second strings have at least one AC coupling path therebetween.

12. A communication system comprising:

a first resistor and a second resistor for coupling to a first power supply terminal;

a third resistor for coupling to a second power supply terminal;

a first diode and a second diode connected in series between said first resistor and said third resistor wherein said first diode and said second diode form an input terminal at their connection;

a third diode and a fourth diode connected in series between said second resistor and said third resistor, wherein said third diode and said fourth diode form an output terminal at their connection; and

a first coupling capacitor having a first end coupled between said first resistor and said first diode, and a second end coupled between said second resistor and said third diode.

- 13. The system of claim 12, wherein said third resistor comprises a fourth resistor and a fifth resistor, said fourth resistor coupled in series between said second diode and said second power supply terminal, and said fifth resistor coupled in series between said fourth diode and said second power supply terminal; and the system further comprising a second coupling capacitor having a first end coupled between said fourth resistor and said second diode, and a second end coupled between said fifth resistor and said fourth diode.
 - 14. The system of claim 12, wherein at least one of the resistors is a current source.

15

5

15. A communication system comprising

a first resistor coupled to a first power supply terminal;

a first diode and a second diode coupled in series with said first resistor, wherein said first diode and said second diode form an output terminal at their connection;

a second resistor and a third resistor coupled in series with said first diode and said second diode;

a third diode and a fourth diode coupled in series with said third resistor and said fourth resistor, wherein said third diode and said fourth diode form an input terminal at their connection;

a fourth resistor coupled in series between said fourth diode and a second power supply terminal;

a first coupling capacitor having a first end coupled between said first resistor and said first diode, and a second end coupled between said third resistor and said third diode;

a second coupling capacitor having a first end coupled between said second resistor and said second diode, and a second end coupled between said fourth resistor and said fourth diode.

a bypass capacitor having a first end coupled between said second resistor and said third resistor and a second end coupled to said second power supply terminal.

16. The system of claim 15, further comprising an input capacitor having an input for coupling to an analog signal and an output coupled to said input terminal, said input capacitor for passing AC signals while preventing the flow of DC currents.

PATENT MCLELLAN 13

17. The system of claim 16, further comprising an output capacitor having an output and an input coupled to said output terminal.


PATENT MCLELLAN 13


TITLE: TRANSMIT AND RECEIVE PROTECTION CIRCUIT


ABSTRACT OF THE DISCLOSURE


A transmit and receive protection circuit for use in a communication system is disclosed. The protection circuit uses a four-diode gate in which the currents through an input portion and an output portion of the diode gate are individually controlled by resistors located in their respective portions. This arrangement allows the DC currents through each portion to be independently controlled. By using resistors to independently control the DC currents through each portion of the diode gate, better control over the individual DC currents can be achieved, leading to effective AC resistances which are more predictable. This arrangement results in a predictable low loss protection circuit at a minimal expense.

M:\SJW\Lucent Technologies\23,541\Patent Office\draft05.wpd









9. - - M

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Declaration and Power of Attorney

As a below-named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am an original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: **TRANSMIT AND RECEIVE PROTECTION CIRCUIT**, the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the aboveidentified specification, including the claims, as amended by any amendment, if any, specifically referred to in this oath or declaration.

I acknowledge the duty to disclose all information known to me which is material to patentability as defined in Title 37, Code of Federal Regulations, 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of any application on which priority is claimed:

NONE

I hereby claim the benefit under Title 35, United States Code, 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

NONE

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the following attorney(s) with full power of substitution and revocation, to prosecute said application, to make alterations and amendments therein, to

receive the patent, and to transact all business in the Patent and Trademark Office connected therewith:

Lester H. Birnbaum	(Reg. No. 25,830)
Richard J. Botos	(Reg. No. 32,016)
Jeffery J. Brosemer	(Reg. No. 36,096)
Kenneth M. Brown	(Reg. No. 37,590)
Craig J. Cox	(Reg. No. 39,643)
Donald P. Dinella	(Reg. No. 39,961)
Guy Eriksen	(Reg. No. 41,736)
Martin I. Finston	(Reg. No. 31,613)
James H. Fox	(Reg. No. 29,379)
William S. Francos	(Reg. No. 38,456)
Barry H. Freedman	(Reg. No. 26,166)
Julio A. Garceran	(Reg. No. 37,138)
Mony R. Ghose	(Reg. No. 38,159)
Jimmy Goo	(Reg. No. 36,528)
Anthony Grillo	(Reg. No. 36,535)
Stephen M. Gurey	(Reg. No. 27,336)
John M. Harman	(Reg. No. 38,173)
Michael B. Johannesen	(Reg. No. 35,557)
Mark A. Kurisko	(Reg. No. 38,944)
Irena Lager	(Reg. No. 39,260)
Christopher N. Malvone	(Reg. No. 34,866)
Scott W. McLellan	(Reg. No. 30,776)
Martin G. Meder	(Reg. No. 34,674)
John C. Moran	(Reg. No. 30,782)
Michael A. Morra	(Reg. No. 28,975)
Gregory J. Murgia	(Reg. No. 41,209)
Claude R. Narcisse	(Reg. No. 38,979)
Joseph J. Opalach	(Reg. No. 36,229)
Neil R. Ormos	(Reg. No. 35,309)
Eugen E. Pacher	(Reg. No. 29,964)
Jack R. Penrod	(Reg. No. 31,864)
Daniel J. Piotrowski	(Reg. No. 42,079)
Gregory C. Ranieri	(Reg. No. 29,695)
Scott J. Rittman	(Reg. No. 39,010)
Eugene J. Rosenthal	(Reg. No. 36,658)
Bruce S. Schneider	(Reg. No. 27,949)
Ronald D. Slusky	(Reg. No. 26,585)
David L. Smith	(Reg. No. 30,592)
Patricia A. Verlangieri	(Reg. No. 42,201)
John P. Veschi	(Reg. No. 39,058)
David Volejnicek	(Reg. No. 29,355)
Charles L. Warren	(Reg. No. 27,407)
Jeffrey M. Weinick	(Reg. No. 36,304)
Eli Weiss	(Reg. No. 17,765)

I hereby appoint the attorneys on ATTACHMENT A as associate attorneys in the aforementioned application, with full power solely to prosecute said application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected with the prosecution of said application. No other powers are granted to such associate attorneys and such associate attorneys are denied any power or substitution or revocation.

Full Name of Inventor:

Scott W. McLellan

Inventor's signature

Date 29 Feb 2000

Residence:

40 White Oak Court

Kempton, PA 19529

Citizenship:

United States

Post Office:

40 White Oak Court

Kempton, PA 19529

ATTACHMENT A

John T. Synnestvedt	Reg. No. 18,117
Charles H. Lindrooth	Reg. No. 20,659
Irving Newman	Reg. No. 22,638
Alexis Barron	Reg. No. 22,702
Peter J. Butch, III	Reg. No. 32,203
Joseph F. Posillico	Reg. No. 32,290
Mark D. Simpson	Reg. No. 32,942
Theodore Naccarella	Reg. No. 33,023
Patrick J. Kelly, Ph.D.	Reg. No. 34,638
Gary A. Hecht	Reg. No. 36,826
Stephen J. Driscoll	Reg. No. 37,564
Lisa B. Lane	Reg. No. 38,217
Joshua R. Slavitt	Reg. No. 40,816
John A. Chionchio	Reg. No. 40,954
Gregory S. Bernabeo	Reg. No. 44,032
Stephen J. Weed	Reg. No. 45,202

Telephone calls should be made to Synnestvedt & Lechner LLP at:

Telephone: (215) 923-4466 Facsimile: (215) 923-2189

All written communications are to be addressed to:

Stephen J. Weed Synnestvedt & Lechner LLP 2600 Aramark Tower 1101 Market Street Philadelphia, PA 19107-2950